and formatting transactions to the DRAM memory devices originating from said CPU and other computer system components, including said peripheral device; wherein said memory controller runs calibration cycles to said DRAM memory devices to re-calibrate said memory devices, and wherein said memory controller is capable of varying the frequency of said calibration cycles based on the number of error