a plurality of first match lines that provide first compare indications; a plurality of second match lines that provide second compare indications; and a plurality of combining circuits, each combining circuit including a combining logic circuit that logically combines at least one first compare indication and at least one second compare indication, each combining circuit further includes a delay