In the fifth cycle, the second memory controller 47 compares an upper address of the address fed from the first peripheral unit 42 with its self-stored latest address (in this instance, the row address R3), confirms that both addresses are an access to the same page, and then feeds a column address C5 omitting the row address R3.