A memory device, comprising:an array of memory cells, each memory cell including a transistor, a capacitor, and a bit contact; addressing circuitry coupled to the array of memory cells via wordlines for accessing individual memory cells in the array of memory cells, wherein the addressing circuitry comprises:a row decoder having a number of address input lines, a number of output lines, and an arr