Since about 1024 memory cells are particularly used wherein capacitors thereof are connected in parallel, the average charge holding time of the entire memory cells is held. [0131] FIGS. 12(A) and 12(B) are respectively schematic timing charts for describing the operation of the dynamic RAM according to the present invention.