The status of memory cells is detected by verify operations for determining whether PROGRAM or ERASE is completed, and LOAD SIGNAL SLD may be shifted from the logic high state to the logic low state in response to detecting that verification of a predetermined number of memory cells is completed.