b is a schematic block diagram of a memory device with three-dimensional bit lines; [0033]FIG. 4a is an illustration showing layout and power consumption of a prior art memory bank; [0034]FIG. 4b is an illustration showing layout and power consumption of a semiconductor memory device of a first embodiment according to the invention; [0035]FIG. 5 is a schematic diagram of the sense amplifier used b