A semiconductor device comprising a memory cell array having a plurality of memory cells disposed in matrix form, each memory cell including a field-effect transistor having a floating gate formed on a first insulating film on a substrate and a control gate formed on a second insulating film on said floating gate,