H is a fixed parameter for the entire array structure and is chosen to be an integer value such that 1???H???K???2 The multiplicand output is delayed by H+2 clock cycles and is recirculated to the PRI input of the multiplexed delay element in the topmost row, whose output is connected to the multiplicand input of the topmost cell residing in the same column.