As with the embodiment of FIG. 1, PLL 58 is not a required element of the invention, and in fact any device that uses a differential clock input, such as a microprocessor or device or other circuit, such as a processing circuit or filtering circuit, may be used. [0026] The signal from clock input 50 is delivered to an input of a first CMOS inverter comprised of transistors 60 and 62.