A programmable logic device comprising: interconnect means including vertical lines segmented within a repairable region; logic regions; means for coupling the interconnect means to the logic regions; first means for switching between vertical lines of the interconnect means in a normal mode; and second means for switching between vertical lines of the interconnect means in a redundant mode. 17.