independent signals to the one or more memory devices, with the signals comprising one or more of data, address, command, control, status, reset, and other signals present in contemporary or future memory devices. Multiple identically configured memory