A pattern such as described in the present invention allows for a more flexible routing structure and provides improved signal coverage throughout the FPGA. For example, all eight second level vertical channels have equal access to first level channels every two rows.