It should be understood that the processor of the present invention may be implemented by a multi-tasking processor, multiple processors, state machines, or other devices which are capable of performing the steps illustrated in FIGS. 4-8 concurrently or in sequences other than those illustrated.