In the depicted arrangement transfer counter 308 is clocked downwardly by a signal denoted as the READ cycle signal which includes a single signal pulse during each image memory read cycle (e.g., a signal such as the READ or READY signals generated by the image memory control circuit of FIG. 12).