functioning asynchronously with respect to a central processing unit of the computer system, and means for informing a source of data of stages of the FIFO circuit available to store data including a register for storing a value indicating the number of stages of the FIFO circuit which are available. 12.