The logic circuits for the memory device with logic function or the like are constituted by selectively combining CMOS, bipolar CMOS or ECL gate circuits in accordance with such parameters as output load capacity, required transmission characteristic, power dissipation and required layout area.