FIGS. 4A, B, C are a block diagram showing an interface board designed in accordance with this invention, the counter circuit and a timing diagram showing the timing of various signals appearing in the synchronizer, which is part of the interface board described in FIGS. 3 and 4;