The present invention relates to a computer implemented method for verifying that a circuit or other system satisfies its specification, which operates at a low level and is based on quantified Boolean logic rather than first-order or higher-order logic.