The pulses successively outputted from the shift register are inputted through a buffer and other circuits (not shown) to the first latch circuit 2104, so that digital image signals (digital data) are successively held (latched) at the respective stages.