A method as in claim 13, wherein the first and second configurations include parameters for processor configurability, the parameters including two or more of save and restore of configurable processor state, co-processor initialization and control, interrupts, timers, instruction caches, processor data caches, processor debug features, and instruction stream disassembly.