cuit, said power supply line formed by a second interconnection pattern, said power supply line and prescribed area overlapping; a signal line for transmitting a signal between said logic circuit and other circuit, said signal line formed by a third interconnection pattern provided above said second interconnection pattern, said signal supply line and said prescribed area overlapping; a memory arr