According to another aspect of the present invention, there is provided the debugging system, further including an input signal monitoring mechanism where when a change of a memory is not conducted from a circuit other than the microprocessor, a content of a read data from the memory is excluded among accesses in the microprocessor and only access timings of the memory are monitored and accumulate