The Flash memory system of claim 1, wherein the plurality of erase blocks are sequentially addressed and wherein the erase block pair of each super block are addressed Erase Block N and Erase Block Y???N, where N is a base address and Y is the address of the highest addressed erase block of the plurality of erase blocks.