FIG. 12A is a circuit diagram illustrating an electrical erase of the BE-SONONS SGIB-AND array architecture of the second embodiment in accordance with the present invention; FIG. 12B is a graph diagram illustrating a waveform of a self-converging erase of the second embodiment in accordance with the present invention.