serially presenting K data items for input to a systolic array circuit in synchronization with the clock signals, the systolic array circuit including at least one processing module circuit and K???1 registers, where K is an integer value greater than two;