FIGS. 2A, 2B, and 2C are a plan view, cutaway side views taken along section lines A-A??? and B-B??? of FIG. 2A, and a circuit diagram, respectively, of a memory cell of a non-volatile memory device, in accordance with an embodiment of the present invention.