function such as Load balancing, LARD or WRR. If we consider the number of memoryread/writes we used in the implementation of the Load balancing system studied under the PA100architecture as if they were the number of read/writes we need for accessing memory in IXP1200,we have the following results: LOAD TOTAL TOTAL Total bits Total expected Total HTTP BALANCING reads+writes in DRAM memory transfe