A micro-computer CPU 54 which is controlled by the host MPU of the main control unit 42, serially reads out the data D1 stored at the respective addresses in RAM52 and detects the state of rising and falling of the level of the image signal, i.e. the contrast of the overlap image.