The system of claim 9 wherein said cryptographic key generating means includes a plurality of feedback shift register circuits having co-prime numbers of stages, each of said circuits including a logic circuit responsive to the outputs of at least two stages of the respective register, said circuit having an output supplied to the first stage of the respective register.